

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--|---------------|----------------------|--------------------------|------------------|
| 09/164,898 | 10/01/1998 | JAMES AKIYAMA | 42390.P3373 | 7208 |
| 75 | 90 02/27/2003 | | | |
| JAMES H SALTER BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD | | | EXAMINER | |
| | | | VITAL, PIERRE M | |
| 7TH FLOOR LOS ANGELES, CA 90025 | | ART UNIT | PAPER NUMBER | |
| | | | 2188 | |
| | | | DATE MAIL ED: 02/27/2003 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Application No. | Applicant(s) | | | |
|---|--|-------------------------|----------------|--|--|--|
| Office Action Summary | | 09/164,898 | AKIYAMA, JAMES | | | |
| | | Examiner | Art Unit | | | |
| | | Pierre M. Vital | 2188 | | | |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address | | | | | | |
| Period for Reply | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status | | | | | | |
| 1)⊠ | Responsive to communication(s) filed on 26 E | <u> Pecember 2002</u> . | | | | |
| 2a) <u></u> □ | This action is FINAL . 2b)⊠ Thi | s action is non-final. | | | | |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | |
| Disposition of Claims | | | | | | |
| 4)🛛 | 4) Claim(s) 19-37 is/are pending in the application. | | | | | |
| | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | |
| 5) | 5) Claim(s) is/are allowed. | | | | | |
| 6)⊠ | 6)⊠ Claim(s) <u>19-37</u> is/are rejected. | | | | | |
| 7) | 7) Claim(s) is/are objected to. | | | | | |
| 8) Claim(s) are subject to restriction and/or election requirement. | | | | | | |
| Application Papers | | | | | | |
| 9) The specification is objected to by the Examiner. 10) The drawing (a) filed an 01 October 1008 is/are: a) Proported or b) appeared to by the Examiner. | | | | | | |
| 10)⊠ The drawing(s) filed on <u>01 October 1998</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | |
| 11)⊠ The proposed drawing correction filed on <u>08 September 2000</u> is: a)⊠ approved b)□ disapproved by the Examine | | | | | | |
| If approved, corrected drawings are required in reply to this Office action. | | | | | | |
| 12) The oath or declaration is objected to by the Examiner. | | | | | | |
| Priority under 35 U.S.C. §§ 119 and 120 | | | | | | |
| 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). | | | | | | |
| a) All b) Some * c) None of: | | | | | | |
| | 1. Certified copies of the priority documents have been received. | | | | | |
| | 2. Certified copies of the priority documents have been received in Application No | | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | | |
| 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application). | | | | | | |
| a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. | | | | | | |
| Attachment(s) | | | | | | |
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) | | | | | | |

Application/Control Number: 09/164,898 Page 2

Art Unit: 2188

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on December 26, 2002 has been entered.

Response to Amendment

- 2. This Office Action is in response to applicant's communication filed December 26, 2002 in response to PTO Office Action mailed September 26, 2002. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
- 3. Claims 19-37 have been presented for examination in this application. In response to the last Office Action, claims 19, 25, 28 and 35 have been amended. No claims have been canceled or added. As a result, claims 19-37 are now pending in this application.

Claim Objections

4. Claims 19, 22, 25, 26, 29 and 35 are objected to because of the following informalities:

Art Unit: 2188

In claim 19, line 10, after "electronics", delete –coupled to said striping controller—because it is repetitive.

In claim 22, line 1, after "claim 21, insert -wherein--.

In claim 25, line 8, before "second", delete – a --.

In claim 26, line 2, replace "a striping" with -the striping--.

In claim 29, line 1, replace "claim 19" with -claim 28--.

In claim 35, line 5, replace "a Basic" with -the Basic--.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 19, 21, 25-26, 28, 30 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cheng (US5,694,581) and Jones et al. (US5,619,723) and further in view of Thompson et al (US6,341,342).

As per claims 19, 25, 28 and 35, Cheng discloses a system comprising: a Basic Input/Output System (BIOS) [col. 6, lines 4-6]; a system bus coupled to a BIOS [Col. 6, Lines 5-7]; an integrated drive electronics (IDE) interface coupled to a system bus that receives disk drive requests from said BIOS via said system bus [col. 5, line 46 - col. 6, Line 7; col. 6, lines 30-35].

Art Unit: 2188

However, Cheng fails to specifically teach a striping controller coupled to said IDE interface; a first disk drive including first IDE electronics, said striping controller coupled to said first IDE electronics; and, a second disk drive including second IDE electronics, said striping controller coupled to said second IDE electronics, a striping controller connected between said first and second disk drives and said interface, said striping controller causing data being communicated between said system bus and said first and second drives to be substantially read or written in parallel.

Thompson discloses a striping controller coupled to said IDE interface [Fig. 1B, PCI-IDE adapter card 158]; a first disk drive including first IDE electronics, said striping controller coupled to said first IDE electronics; and a second disk drive including second IDE electronics, said striping controller coupled to said second IDE electronics (controller on same card as disk drives 124, 126; controller 118 coupled to drives 124, 126) [Fig. 1B, col. 6, lines 35-55].

Jones discloses first and said second disk drives each having data separator electronics, data formatting electronics and head positioning electronics [Col.14, Lines 30-55]; said striping controller causing data being transmitted between said interface and said system bus and said first and second drives to be substantially read or written in parallel [Col.16, Lines 32-35].

It would have been obvious to one of ordinary skill in the art, having the teachings of Thompson and Jones and Cheng before him at the time the invention was made, to modify the system taught by Jones to include a striping controller connected between said first and second disk drives and said interface, said striping controller

Art Unit: 2188

causing data being communicated between said system bus and said first and second drives to be substantially read or written in parallel; an interface connected to the system bus and receiving requests from the BIOS via said system bus because it would have provided faster controller operation by (1) reducing the number of queued commands that must be serviced by the array controller during disk drive operation [col. 3, lines 6-8, 24-25] as taught by Thompson and (2) increased information transfer speed by allowing parallel read/writes by the disk drives [col. 6, lines 7-9] as taught by Jones.

As per claims 21 and 30, Thompson discloses data being transmitted between the system bus and the first and second disk drives is subdivided into a plurality of sequential blocks [col. 1, lines 43-54].

As per claim 26, Thompson discloses receiving an IDE request at a striping controller [col. 7, lines 4-25].

7. Claims 20, 22, 29, 31, 34 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cheng (US5,694,581) and Jones et al. (US5,619,723) and Thompson et al (US6,341,342) and further in view of Anderson (US5,905,910).

As per claims 20, 22, 29, 31, 34 and 36, the combination of Thompson and Jones and Cheng teach the claimed invention as detailed above in the previous paragraphs. However, neither Thompson nor Jones nor Cheng specifically teach interleaving data so that even sectors are accessed on the first disk drive and odd sectors are accessed on the second disk drive; and the first disk drive is accessed for

Art Unit: 2188

every other block of data and the second disk drive is accessed for the remaining blocks; and a control logic receives a system request intended for a single physical drive from the system bus as recited in the claims.

Anderson teaches interleaving data so that even sectors are accessed on the first disk drive and odd sectors are accessed on the second disk drive [col.4, lines 16-30]; the first disk drive is accessed for every other block of data and the second disk drive is accessed for the remaining blocks [col.11, lines 35-50; col.12, lines 3-23]; a control logic receives a system request intended for a single physical drive from the system bus [Col.7, lines 60-63].

It would have been obvious to one of ordinary skill in the art, having the teachings of Thompson and Jones and Cheng and Jenkins before him at the time the invention was made, to modify the system taught by Thompson and Jones and Cheng to include interleaving data so that even sectors are accessed on the first disk drive and odd sectors are accessed on the second disk drive; and the first disk drive is accessed for every other block of data and the second disk drive is accessed for the remaining blocks; and a control logic receives a system request intended for a single physical drive from the system bus because it would have reduced disk access time and increased the efficiency of the system by allowing both disk drives to respond to commands that overlap in time [col. 12, lines 20-23] as taught by Anderson.

Art Unit: 2188

8. Claims 23, 24, 32 and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cheng (US5,694,581) and Jones et al. (US5,619,723) and Thompson et al (US6,341,342) and further in view of Jenkins (US4,047,157).

As per claims 23, 24, 32 and 33, the combination of Thompson and Jones and Cheng teach the claimed invention as detailed above in the previous paragraphs. However, neither Thompson nor Jones nor Cheng specifically teach that the system request includes a sector bit string, a head bit string, a track bit string and a driver bit; and mapping bits of the system request to a first system request data structure to be supplied to the first disk drive and a second system request data structure to be supplied to the second disk drive as recited in the claims.

Jenkins teaches a controller for use in a data processing system wherein in the track/sector register 146 Track Address and Sector Address bit positions identify, respectively, the track and sector on a disk to be involved in a transfer; in a fixed-head unit, the Track Address bits identify a specific head [col. 20, lines 38-42]; a Write signal, produced in response to the function bits, enables drivers 297 to load data onto the data set 101 [col. 26, lines 26-28]; and mapping bits of the system request to a first system request data structure to be supplied to the first disk drive and a second system request data structure to be supplied to the second disk drive [col. 20, lines 38-65].

It would have been obvious to one of ordinary skill in the art, having the teachings of Thompson and Jones and Cheng and Jenkins before him at the time the invention was made, to modify the system taught by Thompson and Jones and Cheng to include sector bit string, head bit string, track bit string and driver bit in the system

Art Unit: 2188

request and mapping bits of the system request to a first system request data structure to be supplied to the first disk drive and a second system request data structure to be supplied to the second disk drive because it would have improved processing speeds and memory access times by providing the system identification information for the physical location on the drive from which the data file will be read or written [col. 2, lines 28-30] as taught by Jenkins.

9. Claim 37 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cheng (US5,694,581) and Jones et al. (US5,619,723) and further in view of Thompson et al (US6,341,342) and Mizuno et al (US5,608,891).

As per claim 37, the combination of Thompson and Jones and Cheng teach the claimed invention as detailed above in the previous paragraphs. However, neither Thompson nor Jones nor Cheng specifically teach a first FIFO memory coupled to an XOR gate and driven by a signal from the XOR gate to access a first storage device and a second FIFO memory coupled to an XOR gate and driven by a signal from the XOR gate to access a second storage device as recited in the claims.

Mizuno discloses a first FIFO memory coupled to an XOR gate and driven by a signal from the XOR gate to access a first storage device and a second FIFO memory coupled to an XOR gate and driven by a signal from the XOR gate to access a second storage device [col. 17, lines 8-28].

Art Unit: 2188

It would have been obvious to one of ordinary skill in the art, having the teachings of Thompson and Jones and Cheng and Mizuno before him at the time the invention was made, to modify the system taught by Thompson and Jones and Chen to include a first FIFO memory coupled to an XOR gate and driven by a signal from the XOR gate to access a first storage device and a second FIFO memory coupled to an XOR gate and driven by a signal from the XOR gate to access a second storage device because it would have improved system performance by reducing the time required for temporarily storing write data in memory and then exclusive Oring the data to find redundant data [col. 18, lines 46-53] as taught by Mizuno.

Response to Arguments

10. Applicant's arguments with respect to claims 19-37 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

- 11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach striping controller coupled to disk electronics.
- 12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-

Page 9

Art Unit: 2188

5839. The examiner can normally be reached on Mon-Fri, 8:30 am - 6:00 pm, alternate

Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-9000.

REGINALD G. BRAGDON PRIMARY EXAMINER

Reguell D. Bragh

Page 10

Pierre M. Vital February 21, 2003